



Course: M.Tech. (Electronics & Communication Engineering)	Name of Faculty: Dr. Tripti S Warriar
Topic: 20-437-0111 FPGA Based System Design	Semester: FIRST
Lecture Hall: 118	Timings: as per CBCS, Slot E

<i>Week and date</i>	<i>Lecture topics</i>	<i>Assignments</i>	<i>Remarks</i>
Week 1 (23rd Nov 20)	<ul style="list-style-type: none"> Boolean Algebra and Algebraic Simplification Combinational Logic - Karnaugh Maps 		
Week 2 (30th Nov 20)	<ul style="list-style-type: none"> Designing Using NAND and NOR gates Sequential Circuits – Flip flops, Mealy & Moore Circuits 	<i>Assignment 1</i>	
Week 3 (7th Dec 20)	<ul style="list-style-type: none"> State Reduction Verilog description of combinational circuits 		
Christmas Vacation			
Week 4 (29th Dec 20)	<ul style="list-style-type: none"> Behavioral and structural Verilog Constants, Arrays and Loops in Verilog 	<i>Assignment 1 submission</i>	
Week 5 (4th Jan 21)	<ul style="list-style-type: none"> Compilation, simulations and synthesis 		
Week 6 (11th Jan 21)	<ul style="list-style-type: none"> Verification and testbenches 		
Week 7 (18th Jan 21)	<ul style="list-style-type: none"> Top down Approach to Design 		
Week 8 (25th Jan 21)	<ul style="list-style-type: none"> Design Examples- BCD Adder, Traffic light Controller 	<i>Assignment 2</i>	
Week 9 (1st Feb 21)	<ul style="list-style-type: none"> Design Examples- Binary Multiplier, Binary Divider 		
First Internals			
Week 10 (15th Feb 21)	<ul style="list-style-type: none"> Overview of Programmable Devices – CPLD's, FPGA 		
Week 11 (22nd Feb 21)	<ul style="list-style-type: none"> Implementing functions using FPGAs Architectures of Commercial FPGAs 		
Week 12 (1st Mar 21)	<ul style="list-style-type: none"> Cost of programmability Maximum gates vs usable gates 	<i>Assignment 2 submission</i>	
Week 13 (8th Mar 21)	<ul style="list-style-type: none"> FPGA Design Flow 		
Week 14 (15th Mar 21)	<ul style="list-style-type: none"> Embedded cores in FPGAs 		

Week 15 (22nd Mar 21)	<ul style="list-style-type: none"> Case Study System Design using Microblaze softcore processor and Xilinx EDK, 		
Second Internals			
Week 16 (29th Mar 21)	<ul style="list-style-type: none"> Case Study System Design using built-in ARM Cortex processor and an IP block in PL. 		
Week 17 (6th Apr 21)	Publication of Sessional		