



| | |
|--|--------------------------------------|
| Course: M.Sc. (Electronic Science) | Name of Faculty: Mithun Haridas T.P. |
| Topic: 16-305-0105 DIGITAL SYSTEM DESIGN | Semester: FIRST |
| Lecture Hall: MSc 1 st (Electronic Science) | Timings: as per CBCS |

| <i>Week and date</i> | <i>Lecture topics</i> | <i>Assignments</i> | <i>Remarks</i> |
|-----------------------------------|--|---|----------------|
| Week 1 (10 th July 19) | <ul style="list-style-type: none"> Module 1: Review of Digital Systems Truth Tables, Laws and Theorems of Boolean algebra Min-term and Max-term Expansions, K-maps Quine-McCluskey Method | | |
| Week 2 (15 th July 19) | <ul style="list-style-type: none"> Combinational logic circuits code converters, adder, subtractor, magnitude comparator, decoder, encoder, multiplexer | | |
| Week 3 (22 nd July 19) | <ul style="list-style-type: none"> Module 4: Introduction to HDL VHDL: Terms, Object types, Data types, Operators, Design units, Sub programs and Packages, Libraries Concurrent Statements, Sequential Statements | Assignment-1 <ul style="list-style-type: none"> Modeling of Combinational logic circuit using VHDL | |
| Week 4 (29 th July 19) | <ul style="list-style-type: none"> Behavioral, Data flow, Structural Modeling, Test Bench Compilation and Simulation of VHDL Code | | |
| Week 5 (5 th Aug 19) | <ul style="list-style-type: none"> Module 2: Digital Logic Design Latches, Flip-Flops, Sequential Circuits | | |
| Week 6 (12 th Aug 19) | <ul style="list-style-type: none"> Analysis of clocked sequential circuits Mealy and Moore Models state-transition table, state diagram | Assignment-1 submission | |
| Week 7 (19 th Aug 19) | <ul style="list-style-type: none"> state reduction and assignment, design procedures | | |

| | | | |
|------------------------------------|--|--|--|
| | <ul style="list-style-type: none"> • Finite State Machine design, • Registers and Counters, Hazards | | |
| Week 8 (26 th Aug 19) | First Internals | | |
| Week 9 (2 nd Sep 19) | <ul style="list-style-type: none"> • Module 5: System Design using VHDL • Realization of combinational and sequential circuits using HDL | <i>Assignment-2</i> ➤ Modeling Sequential Circuits using VHDL | |
| Week 10 (16 th Sep 19) | <ul style="list-style-type: none"> • Modeling Flip-Flops, Registers, Counters, • Modeling of Mealy and Moore finite state machines | | |
| <i>Onam Vacation</i> | | | |
| Week 11 (23 rd Sep 19) | <ul style="list-style-type: none"> • Module 3: Electronic Design Automation Tools • Introduction to EDA tools • Design flow and levels of abstraction | <i>Assignment-2 submission</i> | |
| Week 12 (30 th Sep 19) | <ul style="list-style-type: none"> • Design automation at logic level • Design Methodology | | |
| Week 13 (14 th Oct 19) | Second Internals | | |
| Week 14 (21 st Oct 19) | <ul style="list-style-type: none"> • Two level and Multi level logic synthesis • Transformations on Boolean networks, | | |
| Week 15 (28 th Oct 19) | *Revision: System Design for practical problems (Discussions) | | |
| Week 16 (4 th Nov 19) | *Revision: System Design for practical problems (Discussions) | | |
| Week 17 (6 th Nov 19) | <i>Publication of Sessional</i> | | |
| Week 18 (7 th Nov 19) | REVISION | | |